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Abstract 
In a modern battle, a ground-based radar jammer is asked to transmit many kinds of jamming or decoy signals to 
protect a military facility. The author of this article puts forward an issue to produce various signals controlled by 
software. This system takes a FPGA chip as a core to be on-line programmable and applies PC/104 host to realize a 
miniaturized system. In addition, the application of DDWS and high-speed digital-to-analog control technology is 
added to implement a broadband signal’s generation. In practice, this system is applied into a kind of radar system 
and is validated its performance satisfies the requirements of this project. 
© 2011 Published by Elsevier Ltd.  
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1. Introduction 
Along with the development of military technology, a modern radar system is up against four threats, 
such as low altitude /ultra low altitude penetration, anti-radiation missile (ARM), integrated electronic 
counter measures (ECM) and stealth target and so on [1]. Its survival environment is very poor. The 
ground-based radar station is an important military facility. In order to improve its battle field survival 
ability, a radar jammer should be equipped to resist interferences caused by all sorts of electromagnetic 
signals effectively and construct radar anti-interference ability in the same time. In general, a ground-
based radar station is protected by a radar jammer from anti-radiation missile by launching interference 
signals or decoy signals. But, a modern radar signal has diverse and broadband features, if a jammer has a 
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fixed mode, its applicable scope is narrow and it can't adapt to modern electromagnetic countermeasure 
requirements. The system issued by this article is a baseband signal generator of a radar jammer. It can 
produce diversiform jamming and decoy broadband radar signals, which are conform to the requirements 
of the project. If the system is coupled with designated radar launchers, it can implement variety of anti-
interference tactics to protect the ground radar station.  
2. System Structure 
According to the requirements of this project, the baseband signal generator is designed to produce 
NFM (noise frequency modulation) jamming signals, noise PSK jamming signals, comb jamming signals 
and radar decoy signals. It is not only portable, but also can be upgraded on-line and controlled remotely. 
In function structure, the signal generator includes a data procession computer and a waveform generation 
unit. The data procession computer applies a PC/104 host with PCI to provide a user operation interface. 
The waveform generation unit is the core of the whole system. It receives the waveform data from the 
computer through PCI bus and implements baseband signal generation by using the FPGA, high-speed 
external storage and high-speed AD chips. The system frame is as follows. 
Fig 1.1 system diagram 
The user selects signal types and parameters through the software in the data procession computer, 
which edits radar signal wave by visiting the radar waveform database and generates signal sampling 
values. Through the driver program, signal sampling values are transferred to the RAM module controlled 
by a FPGA chip via PCI bus. Finally, all sorts of radar jamming waveforms are produced by the high-
speed DAC module under the control of the FPGA module. 
This system is required to produce various signals. The traditional analog method (applying surface 
wave components, VCO, etc.) already cannot satisfy needs, especially to a broad bandwidth LFM signal. 
In order to guarantee the quality of signals, a digital method is adopted to generate baseband or 
intermediate frequency signals. Then, through appropriate frequency multiplication and conversion 
procession, this system can get the final signal. 
3. Signal Generation Method 
DDWS is the method to get an analog signal from an ideal sampling digital wave that is prestored after 
conversion. This method can generate LFM signals without any restriction caused by the slope of the FM. 
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It can almost produce arbitrary waveform (including many complex wave and large data quantity 
combination waveform), and improve the performance of the system by predistorting the stored digital 
wave data. So, it is widely used in the broadband signal generation. The system applies the high-speed 
DDWS method based on FPGA to produce broadband signal source. 
3.1. Continuous Wave Signal Generation 
DDWS method is used to generate AM, PSK and comb continuous wave jamming signal. Firstly, the 
customer designs a signal waveform satisfied the requirements. Then, store the digital signal into a storage 
device after sampling based on the sampling theorem. When an analog signal generation is required, 
according to the memory address generated by sampling clock, each sample value is read in turn and 
converted into an analog signal through DAC. The structure of continuous wave signal generator is shown 
in figure 2. In order to generate broader bandwidth analog signals, the system produces two orthogonal (I, 
Q) path analog signals.  
Fig.2. Analog Signals Generator Figure 
3.2. Pulse Wave Signal Generation 
A pulse wave radar jamming signal has pulse repetition. Its form is defined by the following 
parameters: pulse repetition period (noted PRT ), pulse width (notedτ ) and intrapulse signal form. In 
practical application, the period and intrapulse signal frequency change often, which forms pulse signals 
with stagger pulse repetition period, agile pulse repetition period, linear variation intrapulse carrier 
frequency and agile intrapulse carrier frequency. Once three parameters are constant, the signal form is 
determined. When an ordinary pulse signal is to be generated, using a counter pulse signal to control 
pulse repetition period and width respectively, when the time is reached to get an intrapulse signal, the 
stored signal is output by opening DAC to generate the intrapulse signal. 
In order to improve the anti-jamming ability of a radar signal and satisfy the requirements of 
ambiguity-resolving procession, in practice, a variety of complex signal form is applied by pulse radar. Its 
producing method is shown in figure 4. Besides the parameters noted as PRT andτ , there are two 
parameters added. They are δ  andΔ . As the regular pulse signal generation procession, both of the 
pulse repetition period and width are also controlled by the counter, but either of them is variable. 
4. System Design 
The hardware of this system includes PC/104 host and a waveform generator with FPGA as a core. The 
waveform generator includes a FPGA module, a high-speed DAC module and an SRAM module. The 
FPGA module implements the PCI control, SRAM module control, DAC control and radar waveform 
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control etc. The high-speed DAC module is the core of analog parts. Its performance determines the 
analog signal quality directly. The SRAM module is used to store waveforms data. The PCI module is the 
interface of the generator and data procession computer. 
Fig.3. Analog Signals Figure 
4.1. High-speed DAC Module 
The core chip of DAC module is AD9736 of ADI Company. The performance of a D/A conversion 
chip determines the analog signal quality directly. So, the selection of a D/A chip needs to consider 
conversion rate, quantitative bits and power consumption factors strictly. The conversion rate of AD9736 
is 1.2G SPS. It has 14-bit bit width. Its data input level applies low voltage difference signal – LVDS. It 
offers both high information conversion rate and low power consumption. 
4.2.  SRAM 
The system adopts six ZBT-SRAM chips as data cache with 32-bit wide. Every 3 SRAM chips as a 
storage group are controlled by two independent controllers respectively. The access speed of an SRAM 
can reach 200MHz. So, the highest data bandwidth of each controller is 16×1200M BPS, which can 
satisfy data storage requirement caused by DAC with 1.2 GHz data conversion and 16-bit width. 
4.3. PCI Interface Module 
A PCI is provided by this system to implement data transmission with the PC/104 host through PCI 
protocol. The PCI chip type is PCI9054. A PCI9054 chip is a 32-bit, 33M Hz, bus master I/O accelerator 
which fully supports PCI2.2 criterion. Its highest burst transmission speed is132M BPS. A PCI9054 chip 
has advanced data pipe architecture of the PLX Company and can support three kinds of operation mode, 
M mode, C mode, and J mode. The J mode is a local bus Data and addresses line multiplexing mode and 
is also adopted in the system of the model. 
4.4. FPGA Module 
The FPGA chip type is XC4VLX40. It includes eight digital clock managers (DCM), 288k bits of 
distribution RAM, 64×16k byte block RAM, 64 Xtreme DSP units and 640 configurable I/O pins. The 
FPGA internal function is shown in figure 5. Every internal function module is connected by bus and 
works in parallel. The PCI provides a data path connected with data procession computer. The data 
procession computer can access internal modules through this interface and select operation mode by 
registers. 
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Fig. 4.  FPGA Internal Logic Diagram 
The user selects signal types and parameters through the software in the data procession computer, 
which edits radar signal wave by visiting the radar waveform database and generates signal sampling 
values. Through the driver program, signal sampling values are transferred to the RAM module controlled 
by a FPGA chip via PCI bus. Finally, all sorts of radar jamming waveforms are produced by the high-
speed DAC module under the control of the FPGA module. 
This system is required to produce various signals. The traditional analog method (applying surface 
wave components, VCO, etc.) already cannot satisfy needs, especially to a broad bandwidth LFM signal. 
In order to guarantee the quality of signals, a digital method is adopted to generate baseband or 
intermediate frequency signals. Then, through appropriate frequency multiplication and conversion 
procession, this system can get the final signal. 
5. Conclusion 
The system structure of this system is based on FPGA and a digital generation method is applied. The 
data procession computer based on a PC/104 host is to edit and generate various waveform data. 
Applying the high-speed DAC controlled by FPGA produce intrapulse modulation single frequency 
signals, intrapulse modulation LMF signals, intrapulse modulation phase coding signals, and agile pulse 
repetition period, slide pulse repetition period, jitter pulse repetition period, agile pulse width, slide pulse 
width, jitter pulse width coherent and non-coherent pulses serials. This system can be applied into various 
fields, such as radar signal generation, active jamming and so on. It also can produce various modulation 
signals and can be used into communications and other fields because of its programmable peculiarity. 
This system not only guarantees the flexibility and meets the real-time requirements in practical. 
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